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ABSTRACT
Despite the impressive progress of logic synthesis in the past dec-
ade, finding the best architecture for a given circuit still remains
an open problem and largely unsolved. In most of the arithmetic
circuits the outcome of the synthesis tools depends on the input
description of the circuit. In other words, logic synthesis optimisa-
tions hardly change the architecture of the given circuit. However,
once the input description belongs to the right architecture, logic
synthesis does an excellent job in optimising the circuit locally.
This is the reason why designers still rely on well studied archi-
tectures. The main difficulty in finding the suitable architecture for
an arithmetic circuit is the high fan-in dependencies between in-
puts and outputs (i.e., each output bit depends on a large portion
of input bits). Hence, imposing hierarchy and structure is the key
to find the best architecture. Although factorisation is one potential
solution for this problem, the computational complexity of Boolean
factorisation and poor performance of algebraic factorisation make
this solution impractical in most cases of interest. In this paper
we present a novel approach which progressively decomposes the
input circuits into building blocks and constructs hierarchy among
these blocks. We show that our approach optimises the critical path
delay by 15–30% at the cost of marginal or no area penalty. In
some cases, it even improves the area. Qualitatively we observed
that our approach found the best known architecture for some cir-
cuits without any a priori knowledge about the functionality of the
circuit.
Categories and Subject Descriptors
B.2.4 [Arithmetic and Logic Structures]: High Speed Arithmetic
-algorithms, cost/performance
General Terms
Algorithms, Performance, Design
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Figure 1: Illustration of high fan-in dependencies in LZD.
1. MOTIVATION
A classic example of the circuits where hierarchy matters is the
Leading Zero Detector (LZD). The LZD, which is used in the float-
ing-point normalisation process, takes an integer as input and re-
turns another integer which tells the position of the first nonzero
bit from the left in the input integer. Fig. 1 shows a straightfor-
ward implementation of the 16-bit LZD. In this implementation,
the Boolean variables x1, x2, . . . x15 are computed, where xi is
true if the leading nonzero entry is at the ith position. The values
of xi’s are used to determine the output bits as shown in Fig. 1. For
example, the first least significant bit of the output will be one if the
first nonzero entry occurs at an odd position (i.e., one of the vari-
ables x1, x3, . . . x15 is true). As we can see, there is a huge number
of interconnections between the primary inputs and the blocks com-
puting xi’s, as well as between xi’s and the blocks computing zi’s.
Such a high number of interconnections makes this implementation
complex and inferior. On the other hand, Fig. 2 shows a design
proposed by Oklobdzija [8] for the same circuit. This method di-
vides the 16 bit integer into four blocks, each containing four bits.
For each block the variables Vi, Pi0, and Pi1 are computed. The
variable Vi is true if any of the four bits of the corresponding block
is true, and the the bits Pi0 and Pi1 are such that the two-bit in-
teger 〈Pi1Pi0〉 gives the position of leading nonzero entry in the
corresponding block. At the next level the values of Vi, Pi0, and
Pi1 are used to compute the output bits. For example, if V0 is true,
then the output integer will be 〈00P01P00〉; if V0 is false, and V1
is true, then the output will be 〈01P11P10〉, and so on. As we can
see, each of the four blocks which computes Vi, Pi0, and Pi1 uses
only four bits of the inputs. This makes the number of interconnec-
tions extremely small compared to the previous design, resulting in
a regular, structured, and low fan-in circuit.
For exploiting the regularity and structure in a circuit, designers
rely on manual techniques, which makes these techniques appli-
cable only to limited circuits. What is desired, is to have an auto-
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Figure 2: A hierarchical implementation of LZD built on
smaller blocks. Note the low fan-in dependencies compared to
straightforward implementation.
mated tool which takes the specification of input circuit in any form
and gives an hierarchical implementation (if there is one) built of
smaller blocks. In this paper we present a method which we call
Progressive Decomposition.
The rest of the paper is organised as follows: In the next sec-
tion, we discuss some earlier work related to this topic. Section 3
discusses the main idea to find an appropriate architecture for the
given circuit, and also argues about its applicability on a wide range
of circuits. In Section 4, we present some results from abstract al-
gebra, which we will use in our algorithm. Section 5 presents the
algorithm in detail. Finally in Section 6, we show the results of our
experiments, followed by concluding remarks in Section 7.
2. STATE OF THE ART
To date, most circuit optimisations have been performed man-
ually using ad-hoc techniques that could, in principle, be gener-
alised. Ad-hoc techniques have been applied to virtually all circuits
of interest [9]; some particular notable examples are Oklobdzija’s
Leading Zero Detector circuit [8] and Wallace’s use of Carry-Save
adders for multi-input addition [13].
Algorithmic approaches for circuit optimisation are limited to a
small domain, such as the variable group size Carry-Lookahead
Adder [7] and irregular partial-product compressors for multipli-
ers [10]. There has also been work on circuit rewriting techniques
[11] to merge previously disjoint addition operations into multi-
input adders implemented efficiently with a compressor tree. Verma
and Ienne [12] have also developed a tool that enumerates all pos-
sible architectures for a circuit via exhaustive search; however, the
high computational complexity limits the applicability of the tech-
nique to small circuits.
Multi-level optimisation [4] attempts to find suitable architec-
tures for circuits by extracting kernels and cokernels using factori-
sation techniques proposed by Brayton [2, 3]. The kernels are sim-
ilar in principle to the building blocks discussed here; however, the
method for kernel extraction is based on algebraic division applied
to Boolean functions in sum-of-product form. Most arithmetic cir-
cuits, in contrast, are XOR-dominated, exposing a weakness of al-
gebraic division. Boolean division [3], on the other hand, is a supe-
rior method for finding blocks, but has a prohibitive computational
complexity (if used indiscriminately). Our approach, in contrast,
uses the Reed-Muller form [3] (XOR-of-product form) and uses a
combination of algebraic and Boolean division.
Input bits
Output bits
Building blocks
at second level
Projection
Building blocks
at first level
Figure 3: Illustration of the main idea to optimise the circuit by
imposing hierarchy and structure.
3. BUILDING BLOCK APPROACH: IDEA
AND APPLICABILITY
The main idea in our approach is to build the circuit using build-
ing blocks, as shown in Fig. 3. This means the input bits are divided
into several groups of size k, for some fixed k. Next, for each of
these groups some leader expressions are computed, such that any
information about the bits of a group must be accessed through its
leader expressions (In other words, to evaluate the value of whole
expression one does not need to know the value of all input bits,
but only of leader expressions). Note that this immediately restricts
the high fan-out load on primary inputs.
Once the leader expression for all groups are computed, they
are considered as new input bits, and their groups are formed to
compute new leader expressions. This process is continued till the
final leader expressions correspond to the output bit expressions.
These leader expressions are our building blocks. It is easy to see
that the implementation generated by building block approach is
structured and hierarchical.
At this point one might think that application of this approach is
very limited, because there are very few circuits which can be im-
plemented using building blocks. However, the next theorem says
that this approach is applicable in a wide range of applications. We
define online algorithm for computing an expression an algorithm
which assumes that the input bits are provided serially and not all
at once. An effective online algorithm is an online algorithm which
takes constant amount of time (independent from the precision) to
compute the output since the last input bit has arrived.
THEOREM 1. Any circuit which has an effective online algo-
rithm, will also have a hierarchical structure, and can be imple-
mented using leader expressions.
Due to lack of space we omit the proof of above theorem and
explain it using a simple example. For the sake of simplicity let us
assume that there is a single output bit. The fact that the time taken
to compute the output since the last input bit arrival is constant im-
plies that the corresponding online algorithm must have a constant
number of precomputed expressions of the earlier bits which are
used for the computation of the output bit and the new set of pre-
computed expressions. Assume that this constant is bounded by c.
Using this fact one can construct a hierarchical implementation to
compute the output bit.
To make the situation even simpler, assume that c = 1. In other
words to evaluate the expression one needs to know only one bit of
information from the set of first m input bits (for any arbitrary m).
Now if we divide the input bits into groups of k bits in the order
they arrive, each group will need exactly one bit information from
the previous group, and will pass exactly one bit information to the
next group as shown in Fig. 4. The conditioned values (according
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Figure 4: Any circuit having an effective online algorithm also
has a hierarchical structure.
to the incoming bit) of this output bit are the only informations that
one needs to know from the k input bits of the corresponding group.
Hence the conditioned values can be treated as leader expressions
at first level. In a similar way the leader expressions at second and
subsequent levels can be formed as shown in Fig. 4 resulting in a
structured and hierarchical implementation.
Since most of the arithmetic circuits have effective online algo-
rithms as shown in [5], we can say that the building block approach
has application to a wide range of circuits.
4. SOME RESULTS FROM ALGEBRA
In this section we discuss some well known results from alge-
bra [6], which we use in our algorithm.
Boolean Ring and its consequences: As we mentioned in Sec-
tion 2, before doing any operation on the Boolean expressions cor-
responding to the input circuit, we convert them into Reed-Muller
form (i.e., XOR-of-product form). There are several advantages of
Reed-Muller form over the sum-of-product form: First the Reed-
Muller form of an expression is unique, hence, the output of our
algorithm is independent of the input description of the circuit.
The second advantage is that Boolean expressions in Reed-Muller
form form a ring under the operations XOR and AND (known as
Boolean Ring). This means we can use several properties of the
ring to optimise the Boolean expressions, e.g., a set of Boolean ex-
pressions is linearly dependent if one of these expressions can be
written as the XOR of a subset of the rest of the expressions (note
that there are efficient ways to check linear dependence in rings).
This property is useful because it helps in minimising the number
of leader expressions. For example, if the leader expressions corre-
sponding to a group of inputs bits are linearly dependent, then the
one which can be written as XOR of others can be removed from
the set of leader expressions.
Null-Space of a Boolean Expression: For a given expression
P , all the expressions X which satisfy PX = 0 belong to the null-
space of P , denoted as N(P ). For example if P = a ⊕ b, then ab
will belong to the null-space of P (ab(a⊕ b) = 0). It can be easily
seen that the null-space of an expression forms a ring. One can also
define N(P )⊕N(Q) and N(P ) ·N(Q) as follows:
N(P )⊕N(Q) = {x⊕ y | x ∈ N(P ), y ∈ N(Q)},
N(P ) ·N(Q) = {xy | x ∈ N(P ), y ∈ N(Q)}.
Here are two important properties about null-spaces:
N(P )⊕N(Q) also forms a ring, and
N(P ) ·N(Q) ⊆ N(P ⊕Q).
progressiveDecomposition (List L) {
// The function takes the list of input expressions
// builds the hierarchy to implement them.
identities = φ;
while (true) {
G = findGroup(L, k);
(B, C) = findBasis(L, G, identities);
// This function returns a basis and coefficients
// of its elements.
(B, C) = minimizeBasisUsingLinearDependence(B, C);
(B, C) = improveBasisUsingSizeReduction(B, C);
identities = identities ∪ findIdentities(B);
B = ReduceBasisUsingIdentities(B, identities);
L = rewriteExpr(L, B);
identities = rewriteExpr(identities, B);
if(all elements in L are literals) break; } }
Figure 5: The Progressive Decomposition algorithm.
Using these properties one can factorise Boolean expressions
more effectively, resulting in better building blocks. For example,
consider the expression X = (a⊕ b)(p⊕ cd) ⊕ (c⊕ d)(p⊕ ab).
In terms of algebraic factorisation this expression is irreducible;
however, using the properties of null-space, this expression can be
factorised as shown below:
ab ∈ N(a⊕ b)
⇒ (a⊕ b)(p⊕ cd) = (a⊕ b)(p⊕ ab⊕ cd) and
cd ∈ N(c⊕ d)
⇒ (c⊕ d)(p⊕ ab) = (c⊕ d)(p⊕ ab⊕ cd).
Hence, X = (a⊕ b⊕ c⊕ d)(p⊕ ab⊕ cd). In general, if X =
PQ ⊕ RS and (Q⊕ S) ∈ (N(P ) ⊕ N(R)), then the expression
X can be factorised as X = (P ⊕ R)T , for some expression T .
Since (N(P )⊕N(R)) is a ring, the membership of (Q⊕S) can be
checked easily using the Ideal Membership Problem [1]. However,
we need to know the null-spaces of various expressions, which we
compute incrementally. In the above case, we compute the null-
space of (P ⊕ R), which is the new factor of expression X using
N(P ) and N(R). According to the second property mentioned
above, N(P ⊕R) will contain the smallest ring containing N(P ) ·
N(R), denoted as rC(N(P ) · N(R)). However, it might contain
some other elements also, but we can conservatively assume the
two identical.
5. ALGORITHM
We have seen in Section 3 a method to impose hierarchy on a
given circuit. However, there are certain problems with the method
proposed there: First it requires the prior knowledge of an effective
online algorithm for the circuit, which is not available for general
circuits. The second problem is that there is no attempt to minimise
or optimise building blocks. As a result, the imposed hierarchical
structure may be much worse than the optimal circuit design. For
these reasons we propose a new method to build the hierarchy, and
call it Progressive Decomposition. The new method does not re-
quire any knowledge about the input circuit, and also tries to opti-
mise the set of building blocks.
The overall description of Progressive Decomposition is shown
in Fig. 5. The algorithm takes a list of expressions as input and iter-
atively finds building blocks to impose the structure and hierarchy.
The algorithm stops when all the output expression are reduced to
a literal. In each iteration it selects a group of k bits, and finds the
minimal number leader expressions of the k bits. From now on, we
call this set of leader expressions basis. After finding the first basis,
a set of procedures are applied to optimise the basis and finally the
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original expressions are rewritten by replacing occurrences of the
basis elements by new variables. We discuss each of these proce-
dures individually in the coming sections.
5.1 Finding a Group
This is the first procedure, which takes a list of expressions L
and an integer k, and returns a group of k bits. One possibility to
implement this function can be to try all possible k-bit groups, and
choose the one for which the rewritten expression at the end of the
iteration has the smallest size in terms of number of literals.
However we use a different approach in order to reduce the time
complexity. In most cases the input bits correspond to the bits of
integers, where normally building blocks are built on contiguous
bits. In our method, if the circuit has r input integers and some of
these input bits are still visible in the expressions, then we choose
k/r least significant available bits from each integer (note that
this might leave us with a group of size less than k). Once all the
primary input bits are exhausted, then to find the group of k bits we
try all possible combinations of k-bits as a group. Since at this point
the size of the expressions is significantly smaller than the size of
original expressions, even the exhaustive search for groups does not
increase the time complexity significantly. In our experiments we
always use k = 4 but different values of k can be used.
5.2 Finding a Basis
This procedure takes a list of expressions, a group of variables,
and a set of Boolean identities, and returns the basis containing
only the given variables. This procedure is very similar to the ker-
nel extraction algorithm in algebraic factorisation. Yet, here the
expressions are in XOR-of-product form and we also have a set of
identities. We explain this procedure using an example.
Suppose that the input expression is
X = ad⊕ aef ⊕ bcd⊕ abe⊕ ace⊕ bcef ⊕ xy.
Also assume that the group of variables we are interested in is
{a, b, c}. In the given expression consider all the product terms,
which contain any of the variables {a, b, c}. For each of these
product terms we make a pair by splitting the product term into
two product terms: one containing only variables from {a, b, c},
and the other containing only the rest of the variables. All these
pairs are stored in a list. In the above example this list A will look
like this:
A = {(a, d), (a, ef), (bc, d), (ab, e), (ac, e), (bc, ef)}.
Next we try to reduce the size of this list by merging several
pairs into one. If the set of given identities is null, then merging
corresponds to replacing two pairs (α, γ) and (β, γ) by a single
pair (α ⊕ β, γ) as well as replacing (α, β) and (α, γ) by a single
pair (α, β ⊕ γ). This will lead us to reduce the above list to
A′ = {(a⊕ bc, d⊕ ef), (ab⊕ ac, e)}.
Finally the set containing the first element of each pair is returned
as a basis. In this case the basis is {a⊕ bc, ab⊕ ac}.
On the other hand when we the set of identities is nonnull, then
we can use the null-space properties mentioned in previous section
to merge the pairs of list more aggresively. As an example suppose
the original expression is
X = ap⊕ bp⊕ cp⊕ ax⊕ ay ⊕ by ⊕ bz ⊕ cx⊕ cz.
The group variables are {a, b, c} and the set of identities is {az =
0, bx = 0, cy = 0}. Based on these identities we find the null-
space of each of the variable in the group. In this case N(a) =
rC(z), N(b) = rC(x), and N(c) = rC(y). Before doing any
merging, the list of pairs looks like:
A = {(a, p), (a, x), (a, y), (b, p), (b, y), (b, z), (c, p),
(c, z), (c, x)}, and
A′ = {(a, p⊕ x⊕ y), (b, p⊕ y ⊕ z), (c, p⊕ x⊕ z)}.
We check now if any of the two pairs can be merged. Let’s consider
the first two pairs. Since (p⊕ x ⊕ y)⊕ (p ⊕ y ⊕ z) = (x ⊕ z) ∈
(N(a)⊕N(b)), according to the proposition of the previous section
a(p ⊕ x ⊕ y) ⊕ b(p ⊕ y ⊕ z) can be factorised as (a ⊕ b)(p ⊕
x ⊕ y ⊕ z), i.e., the two pairs can be merged into a single pair
(a⊕ b, p⊕x⊕ y⊕ z). Also, now we have to update the null-space
of (a⊕ b). Once again, according to the property of Section 4, we
conseratively assign N(a⊕b) = rC(xz). Using the same approach
for the remaining two pairs finally we reduce the list to
Afinal = {(a⊕ b⊕ c, p⊕ x⊕ y ⊕ z)}.
Although, the above mentioned procedure computes the basis
of a single expression, the same technique can be used when the
input list has more than one expression. Suppose the input list has
m expressions named P1, P2, . . . , Pm, then we first construct a
single expression X = KP1P1⊕KP2P2⊕ · · · ⊕KPmPm, where
KP1 ,KP2 , . . . , KPm are new variables. Next we find the basis for
this new expression, which is the basis of the list of expressions.
5.3 Minimizing the Basis using Linear Depen-
dencies
In the above procedure, if the final list is such that either the
set of first elements or the set of second elements of the pairs is
linearly dependent, then the size of the basis can be reduced. More
generally, suppose that the final list output by above procedure is
A = {(X1, Y1), (X2, Y2), . . . , (Xm, Ym)}.
Now, if the set {X1,X2, . . . Xm} is linearly dependent, then one
of its element can be written as XOR of some other elements of
the set. Without loss of generality we can assume that X1 can be
written as the XOR of X2,X3, . . .Xn. In this case the list A can
be modified to
A = {(X2, Y1 + Y2), (X3, Y1 + Y3), . . . , (Xn, Y1 + Yn),
. . . , (Xm, Ym)}.
In this case we have reduced the size of basis by one. In a similar
way if the set {Y1, Y2, . . . Ym} is linearly dependent, and Y1 can be
written as XOR of Y2, Y3, . . . Yn, then the final list can be modified
in the following way resuling in unit reduction in the size of basis:
A = {(X1 +X2, Y2), (X1 +X3, Y3), . . . , (X1 +Xn, Yn),
. . . , (Xm, Ym)}.
An example of this kind of minimisation occurs in the leading
zero detector: the original basis found by the above procedure is
{V0, P00, P01, V0 + P00, V0 + P01}, V0, P00, and P01 are the ex-
pressions defined in Section 1. Using linear dependencies among
the original basis, it can be reduced to a new basis {V0, P00, P01}.
5.4 Improving the Basis via Size Reduction
Sometimes when the expression is not very regular, it might be
possible that, in the final list of pairs, two pairs cannot be merged
just because of some small difference between the first or second
elements of the pair. The following example illustrates such case.
Assume that the final list output by the above procedures is
A = {(a, p⊕ q ⊕ r ⊕ s⊕ t), (b, p⊕ q ⊕ r ⊕ s)}.
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Figure 6: Execution of Our algorithm on the 7-bit majority function. The function findBasis is the same as the procedure mentioned
in Section 5.2. On the other hand optimiseBasis is the cumulative form of optimisations mentioned in Sections 5.3, 5.4 and 5.5.
In this case neither the set of first elements {a, b} is linearly depen-
dent, nor is the set of second elements {p⊕ q⊕ r⊕ s⊕ t, p⊕ q⊕
r ⊕ s}. Hence, the basis minimisation based on linear dependence
will not work in this case. However the list can be modified in the
following way to reduce its size:
A′ ={(a⊕ b, p⊕ q ⊕ r ⊕ s), (a, t)}.
This optimisation is some kind of local minimisation of the list
(which effectively minimises the size of the factorised expression).
In a more general way, for this kind of optimisation we take any
two pairs from the list and check whether modifying them reduces
the size of the list in terms of number of literals. Assume that the
two pairs under consideration are (X1, Y1) and (X2, Y2); the mod-
ification of these pairs to (X1⊕X2, Y1) and (X2, Y1⊕Y2) is useful
if doing so reduces the cumulative size of the two pairs in terms of
number of literals.
5.5 Finding Identities and Their Application
This procedure takes a set of expressions and finds the relations
between them. Although finding all the relations among a set of
expressions is a difficult task, if the size of the set is small, we can
enumerate all possible expression trees and check whether it results
zero or one in any case; if so, we get an identity. For example if
we have two expressions X and Y , then we only need to check if
one the two expressions X ⊕ Y and XY is zero or one. In case of
more expressions we use a conservative approach to find a subset
of all identities. In that case, we enumerate all expression trees
with depth smaller than some constant, set according to available
computation resources.
This is one of the crucial steps as the identities output by this
procedure are used in the next iteration for basis computation. The
following example finds the identities among the basis obtained for
the majority function of 7 inputs a1, a2, . . . , a7:
X =
⊕
ai1ai2ai3ai4 ,
where (i1, i2, i3, i4) takes all possible values of 4-tuples chosen
from the integers {1, 2, . . . , 7}.
The procedure findBasis with the input {X} as the list of ex-
pressions, {a1, a2, a3, a4} as the group variables, and ∅ as set of
identities generates the following basis:
B = {s1 = a1 ⊕ a2 ⊕ a3 ⊕ a4,
s2 = a1a2 ⊕ a1a3 ⊕ a1a4 ⊕ a2a3 ⊕ a2a4 ⊕ a3a4,
s3 = a1a2a3 ⊕ a1a2a4 ⊕ a1a3a4 ⊕ a2a3a4,
s4 = a1a2a3a4}.
When we give this basis to find the identities, we find the following
identities:
s3 ⊕ s1s2 = 0, s1s4 = 0, s2s4 = 0, and s3s4 = 0.
Note that by using the first identity we can reduce the basis to
{s1, s2, s4}, as s3 can be written using s1 and s2. It is easy to see
16-bit LZD/LOD
Unoptimised (SOP) 426.8µm2 0.36ns
Progressive Decomposition 392.3µm2 0.30ns
32-bit LOD
Unoptimised (SOP) 1691.7µm2 0.54ns
Progressive Decomposition 1062.7µm2 0.43ns
15-bit Majority function
Unoptimised (SOP) 2353.5µm2 0.79ns
Progressive Decomposition 765.5µm2 0.58ns
16-bit Counter
Unoptimised (using adder tree) 1251.1µm2 0.86ns
Progressive Decomposition 1427.3µm2 0.74ns
TGA 1066.2µm2 0.71ns
16-bit Adder
Unoptimised (Ripple Carry Adder) 1866.2µm2 0.56ns
Progressive Decomposition 1836.9µm2 0.54ns
DesignWare 1375.5µm2 0.58ns
15-bit Comparator
Unoptimised (progressive comparator) 514.9µm2 0.40ns
Progressive Decomposition 466.6µm2 0.33ns
Carry out of Subtracter 577.2µm2 0.40ns
12-bit Three-Input Adder
Unoptimised (A + B + C) 2058.0µm2 1.09ns
RCA(RCA(A, B), C) 2426.1µm2 1.11ns
Progressive Decomposition 1772.8µm2 0.75ns
CSA + Adder 1646.8µm2 0.70ns
Table 1: Optimisation results for all our benchmarks.
that the three output bits of a 4-bit counter with inputs a1, a2, a3,
and a4 have the same expressions as s1, s2, and s4. In other words,
this helps us finding the hidden instance of a 4-bit parallel counter
in the majority function. The next two identities can be used in the
next iteration to find the new basis, as they define the null-spaces
of s1, s2, and s4.
Right now we are concentrating only these two kind of identities:
the first, where one of the variables can be written as a function
of the others (which helps in reducing the size of basis) and the
second, where the product of two expressions is zero (as it helps in
the computation of null-spaces of some variables, which are used
in the basis computation in the next iteration).
After optimising the basis we rewrite the input expressions by
replacing each occurences of basis elements by a new variable and
proceed to the next iteration. An execution of our algorithm to find
the hierarchy in the 7-bit majority function is shown in Fig. 6.
6. EXPERIMENTS
We have implemented Progressive Decomposition in Maple 10,
which is used as a front-end to Synopsys Design Compiler. We
synthesise the input circuit directly, or we feed it to Progressive
Decomposition to build the hierarchy and then synthesise the struc-
tured circuit. All the circuits are synthesised using a common stan-
dard cell library for UMC 0.13µm CMOS technology. The results
of all of our benchmarks are shown in Table 1.
As we can see there are qualitatively 6 different circuits. The
first circuit corresponds to the leading zero detector, mentioned in
Section 1. The Leading One Detector (LOD) is the similar circuit
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to LZD, the only difference is that it looks for the first zero bit from
the left, in the given integer. Since the Reed-Muller expression cor-
responding to LOD circuit is significantly smaller compared to the
expression corresponding to LZD ciruit, we can even optimize a
32-bit LOD using our tool, which is not possible for 32-bit LZD,
due to its large size in Reed-Muller form. In the case of LZD and
LOD, the unoptimised expression corresponds to the expression for
each output bit written in sum-of-product form, which is the input
description of LZD mentioned in Section 1. As the results show,
Progressive Decomposition not only reduces the critical path de-
lay, but also gains in terms of cell area. Qualitatively the output
generated for 16-bit LZD by Progressive Decomposition is exactly
identical to the one suggested in [8].
The next circuit is the 15-bit majority function. A straightfor-
ward implementation of majority function is to consider all 8-bit
combinations of the 15 input bits. If, for any combination, all the
8 bits turns out to be one, then the majority will be one; otherwise
it will be zero. This gives a very intuitive description of the major-
ity function in sum-of-product form. When we give this dscription
to Design Compiler, it produces a circuit with delay 0.79 ns and
cell area 2353.5µm2 . Our tool instead finds the hidden instances
of parallel counters inside the circuit and implements the circuit by
first counting the number of ones and then compare them with 8.
The output generated by our tool is not only 25% faster compared
to the original circuit, but also has a size almost one third of the
original circuit.
The unoptimised expression for the 16-bit parallel counter corre-
sponds to the input written as a sum of sixteen 5-bit integers whose
four most significant bits are zero and the least significant bit is the
corresponding input bit. Once again, we can see that our tool out-
performs the circuit output by direct synthesis. However, the circuit
generated by the Three Greedy Approach (TGA) [10] is slightly
faster than our circuit. This is due to the fact that TGA not only
builds the circuit using 3 : 2 counter blocks, but also keeps the
proper interconnection between the block to optimise the delay. In
our tool the main emphasis is finding the structure and not finding
the optimal scheduling.
In the case of a 16-bit adder, the input description is in the form
of Ripple Carry adder (RCA). As we can see, the circuit gener-
ated by our algorithm has almost the same performance as the one
generated by direct synthesis. This is because in the case of an
adder, the basis constructed by using only algebraic factorisation
is the same basis constructed by our algorithm. Hence, the tech-
niques based on algebraic factorisation such as kernel extraction
algorithm also perform well on this circuit. However, as soon as
we increase the number of operands of the adder from two to three,
Design Compiler is unable to find effective kernels, because this
would require Boolean division. Hence, in this case, direct synthe-
sis results in a circuit which is almost 50% slower and is almost
1.5 times as large as the circuit generated by Progressive Decom-
position. Note that the performance of the circuit generated by our
tool in this case is almost the same as the circuit designed manually
using a Carry-Save Adder (CSA) followed by a final adder.
The 15-bit comparator function takes two 15-bit integers A and
B, and returns true if A > B and 0 otherwise. One possible way
to implement the comparator function is to compare the most sig-
nificant bits, if they are unequal then it is clear which of the two
integers is greater; however, if they are equal, then one compares
the second most significant bits and so on. When we give this de-
scription to Design Compiler and our tool, our tool recognises that
the comparator function is the same as the sign of the subtraction
of B from A, which can be computed in a carry-lookahead fashion.
This results in a circuit 20% faster compared to direct synthesis.
7. CONCLUSIONS AND FUTURE WORK
In this work we show that logic synthesis tools are unable to
recognise the regularity in general circuits, due to shortcomings of
algebraic division. We present a novel approach to tackle this prob-
lem which builds the circuit progressively oot of smaller building
blocks and hence imposes some hierarchy on the circuit without
implementing Boolean division explicitly. This makes the result-
ing circuit more regular and having low fan-in dependencies. Our
tool generates the circuits with quality equivalent to manually de-
signed ones without any prior knowledge of the circuit.
We have already mentioned that in some cases the input descrip-
tion of a circuit in Reed-Muller is so large that it cannot be handled
by our algorithm. However, the Reed-Muller form is important for
our optimisations as, in this form, Boolean expressions form a ring
and exhibit useful properties. Hence, a good inspiration for future
work would be to search a representation for Boolean expressions
which does not blow up the size of the original expression but also
follows the properties of a ring.
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